

COMPAL

MODEL NAME : Bullseye TGL

PCB NO : DA8001QB000

PCB 2X2 LA-K036P REV0 M/B 1 S

TGL-U+N17S-G3+MEC1515
(DSC)
2021-03-08
REV : 1.0 (A00)

TGL CPU QS

UC1
SA0000DRS1L
QS_I3@
S IC A31 FH8069004531502 QVBG B1 3G S

UC1
SA0000DRR1L
QS_I5@
S IC A31 FH8069004530601 QVBD B1 2.4G S

UC1
SA0000DRG1L
QS_I7@
S IC A31 FH8069004529905 QVBA B1 2.8G S

TGL CPU Base-U

UC1
SA0000DXG0L
PENTIUM@
S IC A31 FH8069004531802 QVBK B1 2G S

UC1
SA0000DXH0L
CELERON@
S IC A31 FH8069004531901 QVBS B1 1.8G S


TGL CPU R3

UC1
SA0000DTU2L
R3_I5@
S IC FH8069004531301 SRK05 B1 2.4G A31 I

UC1
SA0000DTT2L
R3_I7@
S IC FH8069004530104 SRK02 B1 2.8G A31 I

DAZ part number
DAZ2X500101 - GCE
DAZ2X500102 - TRIPOD
DAZ2X500103 - HSB
DAZ2X500104 - TMT

Layout Dell logo



COPYRIGHT 2014
ALL RIGHT RESERVED
REV: X01
PWB: 9HTP8

@ : Un-pop Component
DIS@/DISRF@ : GPU Surpport
M_STRAP@/H_STRAP@/S_STRAP@ : VRAM strap pin
2G_G5@/4G_G5@ : 2G GDDR5 / 4G GDDR5 VRAM
UMA@ : not Support external Graphic card
N3@/V3@ : Inspiron/Vostro
MSFT@/NMSFT@ : MSFT SKU / Normal SKU
G3@ : Support G3 sharing SPI topology
CNV@ : Support CNVi function
S5LID@/LID@ : Support S5 LID power up Function/Normal LID close
ES_I3@/ES_I5A@/ES_I5B@/ES_I7@ : TGL-U QS Sample
STG@ : C10_gate control VCCSTG
I2CTCH@/USBTCH@ : Touch Screen support I2C signal / USB signal
BASE@/PREM@ : Pentium,Celeron/i3,i5,i7
I2CPAD@/PS2PAD@ : EC use I2C touch PAD signal(or PS2)
JP@/JUMP@/PJP@ : JUMP
100@/1000@ : 10/100 LAN / Giga-LAN
PRO@/ICPRO@ : only LCDVDD protection/Hinge up protection Support
EMI@/ESD@/RF@ : EMI, ESD and RF Component
@EMI@/@ESD@/@RF@ : EMI, ESD and RF Un-POP Component
CMC@ : XDP Component
CONN@ : Connector Component
KBBL@ : KB Backlight
TPM@/NTPM@ : HW TPM/SW TPM
750_CTPM@ : 750 and china TPM
CTPM@/ST_CTPM@ : China TPM/ST China TPM
FFS@ : Free Fall Sensor
TYPEC@/NTYPEC@ : Support TypeC/non-TypeC
TYPEC@EMI@/TYPEC@ESD@ : EMI, ESD ,TypeC Component
LBIST@/LBIST@RF@ : LBIST for LCD monitor
N17S_G3_R3@/N17S_G3_R1@ : N17S-G3-A1_BGA_595P GPU
TP@/CMC@TP@ : Test Point/XDP Test Point
DISPCB@/UMAPCB@ : PCB MB

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-K036P	0.1
				Date:	Monday, March 08, 2021	Sheet 1 of 101

The diagram illustrates the system architecture centered around the Intel CPU TGL Lake-U 4+2. The CPU is specified as 15W, BGA 1526 balls, and 50 x 25 mm. It includes PCH-LP and eSPI interfaces.

Memory:

- DDR4 3200MHz Channel A (P23)
- DDR4 3200MHz Channel B (P24)

Storage and Expansion:

- Port 1 (USB3.0 Type-A) (P71)
- Port 3 (USB3.0 Type-A) (P71)
- Port 2 (USB2.0 Type-A) (P73)
- Card reader RTS5144 (P73) connected to SD Card slot via SD 3.0

Peripherals and Sensors:

- BT with WLAN (P52)
- Camera (P38)
- Finger print (P66)
- RTC (Yellow box)
- Precision Touchpad Click Pad (P63) with I2C interface
- #dTPM NPCT750 Reserve (P66) with SPI interface
- SPI ROM 16 MB + 8MB (P9)

Connectivity and Power:

- PCIe x4
- DP 1.2
- DVI x4
- HDMI 2.0 x 2 Gen1
- USB 2.0 x 1 (PortB)
- LAN x1
- ATA x1
- SMBus
- HDA

System Management:

- SMSC KBC 1515 MEC151SH (P58) managing Keyboard (P63), PWM FAN (P77), and Thermal sensor NCT7718W (P66).
- G3 Sharing Topology
- I2C P8/P2

POWER STATES

Signal	SLP S3#	SLP S4#	SLP S5#	ALWAYS PLANE	SUS PLANE	RUN PLANE	CLOCKS
State							
S0 (Full ON) / M0	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM) / M3	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M3	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M3	LOW	LOW	LOW	ON	OFF	OFF	OFF
G3	OFF	OFF	OFF	OFF	OFF	OFF	OFF
DS3	---	---	---	---	---	---	---

Voltage Rails

Power Plane	Description	S0	S3	S4/S5	G3
+19V_ADPIIN	Adapter power supply	N/A	N/A	N/A	N/A
+17.4V_BATT++	Battery power supply	N/A	N/A	N/A	N/A
+19VB	AC or battery power rail for System	N/A	N/A	N/A	N/A
+RTC_SOC	RTC power	ON	ON	ON	ON
+3VALW_DSW	+3VALW power for PCH DSW rails	ON	ON	ON*	OFF
+5VALW	System +5V always on power rail	ON	ON	ON*	OFF
+3VALW	System +3V always on power rail	ON	ON	ON*	OFF
+1.8V_PRIM	System +1.8V always on power rail	ON	ON	ON*	OFF
+1.0V_PRIM	System +1.0V always on power rail	ON	ON	ON*	OFF
+1.2V_DDR	DDR4 +1.2V power rail	ON	ON	OFF	OFF
+2.5V_MEM	DDR4 +2.5V power rail	ON	ON	OFF	OFF
+0.6V_DDR_VTT	DDR +0.6V power rail for DDR terminator	ON	OFF	OFF	OFF
+VCCIN_AUX	CPU and PCH merged auxiliary power rail	ON	ON	ON	OFF
+VCCST	+1.05 VCCST power rail	ON	ON	ON	OFF
+VCCSTG	+1.05 VCCSTG power rail	ON	OFF	OFF	OFF
VCCPLL	+1.05 VCCPLL power rail	ON	ON	ON	OFF
+VCC_IN	Core voltage for CPU	ON	OFF	OFF	OFF
+3VLP	+19VB to +3VLP power rail for suspend power	ON	ON	ON	OFF
+3VALW_DSW	+19VB to DSW power rail for suspend power	ON	ON	ON	OFF
+3VALW_PCH	+3VALW power for PCH suspend rails	ON	ON	ON*	OFF
+5VS	System +5VS power rail	ON	OFF	OFF	OFF
+3VS	System +3VS power rail	ON	OFF	OFF	OFF
+1.35V_MEM GFX	+1.35V power rail for GPU	ON	OFF	OFF	OFF
+3VGS	+3V power rail for GPU	ON	OFF	OFF	OFF
+1.8VGS	+1.8V power rail for GPU	ON	OFF	OFF	OFF
+0.95VSDGPU	+0.95V power rail for GPU	ON	OFF	OFF	OFF

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF

RE: ICL N3V3 MLK High Power Consumption on VCCIN_AUX Under S3/S5
Wu, Eddie <eddie.wu@intel.com>

邮件日期: 2019/5/6 (周四) 下午 09:41

收件人: Chen, David (TFE); Chen, Johnny (TFE); Hung, Henry (TFE); Chang, Jay S.; Lim, Joe (TFE); Lai, Carol (TFE); Kenney, Lu@del.com

副本: Chen, AlexCL (TFE); Chang, GaoYi; Hsiao, Yungy

Hi David,
VCCIN_AUX only down to 0V while SLP_S0# is asserted.
On S3 mode, it only can down to 1.1V. Thanks.

Best Regards,
Eddie Wu +886-2-66221110

10.12.4 Power States

Table 207. System with M3 State Supported

Rails	SKUs	S0/M0 3	C102	S0ix/M- off ⁴	S3/M3	S3/M off	S4 and S5/M3	S4 and S5/M- off	Deep S4/S5	G3 ¹
VCCRTC	All	ON	ON	ON	ON	ON	ON	ON	ON	ON
VCCD5W_3P3	All	ON	ON	ON	ON	ON	ON	ON	ON	No Power
VBATA (VDC)	All	ON	ON	ON	ON	ON	ON	ON	ON	No Power
V5.0A	All	ON	ON	ON	ON	ON	ON	ON	OFF	No Power
VCCPRIM_3P3	All	ON	ON	ON	ON	ON	ON	ON	OFF	No Power
VCCPRIM_1P8	All	ON	ON	ON	ON	ON	ON	ON	OFF	No Power
VCC_VNNEXT_1 P05	All	ON	ON	ON	ON	ON	ON	ON	OFF	No Power
VCC_V1P0SEXT_1P05	All	ON	ON	ON	ON	ON	ON	ON	OFF	No Power
V3.3M ⁵	All	ON	ON	OFF	ON ¹⁰	OFF	ON ¹⁰	OFF	OFF	No Power
V1.8M ⁵	All	ON	ON	OFF	ON ¹⁰	OFF	ON ¹⁰	OFF	OFF	No Power
VDDQ	All	ON	ON	ON	ON	ON	OFF	OFF	OFF	No Power
V2.5U (VPP)	All	ON	ON	ON	ON	ON	OFF	OFF	OFF	No Power
VCCST	All	ON	ON	ON	ON ¹³	ON ¹³	OFF ⁶	OFF ⁶	OFF	No Power
VCCSTG	All	ON	OFF ²	OFF	OFF	OFF	OFF	OFF	OFF	No Power
V3.3S	All	ON	ON	ON	OFF	OFF	OFF	OFF	OFF	No Power
VCCIN	All	ON	ON	ON ¹¹	OFF	OFF	OFF	OFF	OFF	No Power
VCCIN_AUX	All	ON	ON	ON ¹¹	OFF ¹⁴	OFF ¹⁴	OFF ¹⁴	OFF ¹⁴	OFF	No Power

Note : VCCIN_AUX only down to 0V while SLP_S0# is asserted. On S3 mode, it only can down to 1.1V.

Board ID & Model ID Table


Bullseye TGL			
NBDR	SKU	Model-ID (RE4 PD-100K)	Board-ID (RE2 PD-100K)
	UMA	RE3 PU-10K	RE1 PU-10K - EVT RE1 PU-17.8K - DVT1 RE1 PU-27.0K - Reserve RE1 PU-37.4K - DVT2
	DSC - N175-G3	RE3 PU-17.8K	RE1 PU-49.9K - Reserve RE1 PU-64.9K - Pilot RE1 PU-82.5K - Reserve

USB3.0	PCIe	SATA	DESTINATION
USB3.0-1	PCIe-1		USB3.0 (MB)(Type-A)
USB3.0-2	PCIe-2		USB3.0 (MB)(Type-A)
USB3.0-3	PCIe-3		USB3.0 (Type-C)
USB3.0-4	PCIe-4		USB3.0 (Type-C)
	PCIe-5		PCIe SSD
	PCIe-6		PCIe SSD
	PCIe-7		PCIe SSD
	PCIe-8		PCIe SSD
	PCIe-9		LOM
	PCIe-10		WLAN
	PCIe-11	SATA-0	SATA HDD
	PCIe-12	SATA-1	NC
	PCIe-4 - 0		GPU
	PCIe4 - 1		GPU
	PCIe4 - 2		GPU
	PCIe4 - 3		GPU


Figure 77. High Speed I/O (HSIO) Lane Multiplexing in PCH-LP (UP3)

Flex HSIO Lane	0	1	2	3	4	5	6	7	8	9	10	11
HSIO Type and Lane	USB 3.2 Gen 1 x1/2x1 #1	USB 3.2 Gen 1 x1/2x1 #2	USB 3.2 Gen 1 x1/2x1 #3	USB 3.2 Gen 1 x1/2x1 #4	PCIe * #5	PCIe * #6	PCIe * #7	PCIe * #8	PCIe * #9	PCIe * #10	PCIe * #11	PCIe * #12


Adapter/Battery/19V
CPU PWR
GPU PWR
Peripheral Device PWR








Normal Protection use Fuse	Hinge up Protection Pop - U4
PRO@	ICPRO@
+LCDVDD (1)	+LCDVDD (2)
+TS_VDD (1)	+TS_VDD (2)
+3VS_CAM (1)	+3VS_CAM (2)



Power Up Sequence
G3 to S0








ESPI OR EC LESS

GPP_C5 (Weak internal PD 20K)





0 = Enable eSPL. (Default)

1 = Disable eSPL.






0000 = Master Attached Flash Configuration (BIOS / CSME on SPI). <- use this

GPP_E6 (External pull-up is required)




R2 R2 should place near P.58 UE1 (EC side)





To SPI ROM 2

R5 R5 should place near P.66 UX1 (TPM side)



7 To TPM

For 2 Flash + 1 TPM


R2	R3	R4
<p> RC24 TPM@ 49.9_0201_1% S000000T000</p> <p> RC25 TPM@ 49.9_0201_1% S000000T000</p>		

Didn't support C-Link [



NPI pop D11

MP pop RC56




64Mb Flash ROM


128Mb Flash ROM

FLASH ROM **ROM 2**

Use X76 control UC5 and UC6
X7687131L84 - Winbond
X7687131L85 - Gigadevice
X7687131L86 - XMC



DDR4




Security Classification	Compul Secret Data		Compul Electronics, Inc.	
Issued Date	2020/10/01	Deciphered Date	2018/10/01	Title
<p>THIS SET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR FIELD DEPARTMENT AND SHALL BE CHECKED BY COMPUL ELECTRONICS, INC. BEFORE IT RETURNS TO THE SOURCE. NO INFORMATION CONTAINED HEREIN MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.</p>			<p>P009 - TGL-U(4/13)SPI.SMB.ESPI</p>	
			Size	Document Number
				LA-K036P
			100mm	21

NO REBOOT

GPP_B18/GSPI0_MOS (Internal 20 K Pull Down)



0 = REBOOT ENABLED

1 = NO REBOOT (This function is useful when running ITP/XDP).










GPP_R2/HDA_SDO (Internal 20 K Pull Down)

1 = DISABLE (ME can update)



<i>SKUID</i>	<i>UMA@</i>	<i>LOW</i>
	<i>DIS@</i>	<i>DSC</i>





Security Classification	Compal Secret Data		Title	
Issued Date	2020/10/01	Deciphered Date	2018/10/01	P011 - TUGL-U(6/13)CLK.GPIO
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Sheet 11 of 100
			Date	Monday, March 08, 2021
			Sheet	11 of 100






Figure 156. Supported PCH PCI Express* Link Configurations

PCH-LP	PCIe* Controller #1				PCIe* Controller #2				PCIe* Controller #3			
Flex I/O Lanes	0	1	2	3	4	5	6	7	8	9	10	11
PCIe* Lanes	1	2	3	4	5	6	7	8	9	10	11	12
Link Lanes	1x4	0	1	2	3	0	1	2	3	0	1	2
	1x4 LR	3	2	1	0	3	2	1	0	3	2	1
	2x2	0	1	0	1	0	1	0	1	0	1	0
	1x2+2x1	0	1	0	0	0	1	0	0	0	1	0
	2x1+1x2	0	0	1	0	0	0	1	0	0	0	1
Base-U	4x1	0	0	0	0	0	0	0	0	0	0	0
	1x4	RP5				RP5				RP9		
	1x4 LR											
	2x2					RP5				RP9		
	1x2+2x1					RP5				RP9		
Premium-U	2x1+1x2					RP5				RP9		
	4x1	RP1				RP5				RP9		
	1x4 LR	RP1				RP5				RP9		
	2x2	RP1				RP5				RP9		
	1x2+2x1	RP1				RP5				RP9		
Premium-Y	2x1+1x2	RP1				RP5				RP9		
	4x1	RP1				RP5				RP9		
	1x4 LR	RP1				RP5				RP9		
	2x2	RP1				RP5				RP9		
	1x2+2x1	RP1				RP5				RP9		




RF Request















Trace Length Match<25 mils
Must be routed as differential pair to VR






- 1.The total Length of Data and Clock (from CPU to each VR) must be equal (±0.1 inch).
 - 2.Route the Alert signal between the Clock and the Data signals.
- CAD Note: Place the PU resistors close to CPU



Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2020/10/01		Deciphered Date		2018/10/01		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						P014 - TGL-U(9/13)CPU PWR,SVID					
						Size		Document Number		Rev	
						LA-K036P		0.1			
						Date:		Monday, March 08, 2021		Sheet 14 of 100	




Security Classification		Compal Secret Data		Compal Electronics, Inc. P016 - TGL-U(11/13)PCH Power	
Issued Date	2020/10/01	Deciphered Date	2018/10/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number LA-K036P
					Rev 0.1
				Date: Monday, March 08, 2021	Sheet 16 of 100



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2020/10/01	Deciphered Date	2018/10/01	Title	P017 - TGL-U(12/13)GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-K036P	0.1
Date: Monday, March 08, 2021				Sheet	17	of 100

ES1 Workaround Circuit
Intel Document Number: 614056



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2020/10/01	Deciphered Date	2018/10/01		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						P018 - TGL-U(13/13)RSVD	
						Size	Document Number
						LA-K036P	0.1
Date:		Monday, March 08, 2021		Sheet	18	of 100	

Main Function:

Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/09/08	Deciphered Date	2013/10/28	Title (RSVD)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-K036P	Rev 0.1
Date: Monday, March 08, 2021		Sheet 19 of 101			

Main Function:

Reserve

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/09/08	Deciphered Date	2013/10/28	Title	(RSVD)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-K036P	0.1
Date:	Monday, March 08, 2021			Sheet	20	of 101

Main Function:

Reserve

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/09/08	Deciphered Date	2013/10/28	Title	(RSVD)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-K036P
				Date:	Monday, March 08, 2021
				Sheet	21 of 101
				Rev	0.1


Main Function:

Reserve



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/09/08	Deciphered Date	2013/10/28	Title	(RSVD)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-K036P
				Rev	0.1
				Date:	Monday, March 08, 2021
				Sheet	22 of 101

CHANNEL-M0

Non-Interleaved Memory



C107 place near JDIMM2



Part Number:SP07001JH00
Part Value:S SOCKET LOTES ADDR0208-P001A 260P DDR4


Security Classification		Compal Secret Data		Title	
Issued Date	2018/12/24	Deciphered Date	2018/12/31	DDR4 CHMO: DIMMO	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				Size	Document Number
					LA-K036P
				Date:	Monday, March 06, 2021
				Sheet	23 of 101

CHANNEL-M1

BOT: DIMM2 (JDIMM1 CONN) Non-ECC DIMM

Non-Interleaved Memory


STD (5.2 mm)







PLACE ALL THE BELOW RESISTORS CLOSE TO SODIMM

SPD ADDRESS FOR CHANNEL B :

SA0 = 0; SA1 = 1; SA2 = 0.



Decoupling Cap_Channel B

Layout Note:
Place near JDIMM1.257,259Layout Note:
Place near JDIMM1.258Layout Note:
PLACE THE CAP WITHIN 200 MILS
FROM THE JDIMM1Layout Note:
Place near JDIMM1

C108 place near JDIMM1




Part Number:SP07001HY0T
Part Value:S SOCKET LOTES ADDR0207-P001A 260P DDR408/30
Update Table 4-26 for DDR4 SO-DIMM Decoupling Caps
572907_ICL_UY_PDG_Rev0p7 Page.99

Table 4-26. DDR4 SODIMM Power Plane Decoupling

Memory Configuration	Power Domain	Decoupling Location	Qty x μ F (size)
DDR4 SODIMM 1DPC	VDDQ/VDD	4 near each side of the DIMM connector close to VDD pins	16x 10 μ F (0603)
		4 near each side of the DIMM connector close to VDD pins	16x 1 μ F (0402)
	VTT	Place on VTT plane close to DIMM	1x 330 μ F (7343)
		1 cap stuffed, 1 placeholder	2x 10 μ F (0603)
	VPP	Place on VTT plane close to DIMM	4x 1 μ F (0402)
		DIMM pin side, 1 per DIMM	2x 10 μ F (0603)
	VDDSPD	DIMM pin side, 1 per DIMM	2x 1 μ F (0402)
		Place close to DIMM	2x 0.1 μ F (0402)
		Place close to DIMM	2x 2.2 μ F (0402)

Note:
1. Total quantity is referring to 2 channels.

Main Function:

Reserve



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	(RSVD)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-K036P	0.1
Date: Monday, March 08, 2021				Sheet	25	of 101

Main Function:













Reserve

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	(RSVD)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-K036P	0.1
				Date:	Monday, March 08, 2021	Sheet 26 of 101

Main Func = GPU



```
GPIO
Pull High with CPU Side
```



Rail (GPU Ball) Name	Balls	Voltage; Current	Filtering under GPU	Filtering Near GPU
PEX_DVDD	6	1.0V	2 X 1uF (0402 X5R)	Near GPU: 2 X 4.7uF (0603) Midway btw GPU & VR: 2 X 10uF (0805) 1 X 22uF (0805)


Rail (GPU Ball Name)	Balls	Voltage; Current	Filtering under GPU	Filtering Near GPU
PEX_HVDD	14	1.8V	4 X 1uF (0402 X5R)	Hear GPU: 2 X 4.7uF (0603)
PEX_PLL_HVDD	2	1.8V	1 X 0.1uF (0402)	Midway btw GPU & VR: 2 X 10uF (0805) 1 X 22uF (0805)

TO POWER


```

trace width: 16mils
differential voltage sensing
differential signal routing.

```



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/08/31	Deciphered Date	2019/08/06	Title	NV(1/5)-PCIE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-K036P	0.1
Date: Monday, March 08, 2021				Sheet	27	of 101



Main Func = GPU




Table 6. N175-G0/G2/G3/G4 GDDR5 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code	Alert	Qual Plan	Status
8 Gb	250Mx32 512Mx16	1.35V	Micron	MT512J2M342H-30-B	B-die	0x0	8 Gbps	N/A	Full	Production ready	
			Hynix	H5GCG844LR-R2C	A-die	0xA	8 Gbps	N/A	Full	Production ready	
			Samsung	K4G80325FC-HC25	C-die	0x3	8 Gbps	N/A	Full	Post-production ready	

Notes:

1. For N175-G0/G2/G3/G4, the maximum allowable memory case temperature is 85 °C.
2. N175-G0/G2 running at 3.0 GHz (without intent to run 3.5 GHz at a later stage) can also use the memory configurations in Table 4 for N175-G1.












Table 5.5 SORx_EXPOSED Strap Enablement for Down Designs




Row Index	Strap Pins <i>see Note</i>			Resulting SORx_EXPOSED Enablements			
	ROM_SO	ROM_SI	ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
15	L	L	L	ENABLED	ENABLED	ENABLED	ENABLED
14	L	L	H	ENABLED	ENABLED	ENABLED	ENABLED
13	L	H	L	ENABLED	ENABLED	disabled	disabled
12	L	H	H	ENABLED	ENABLED	disabled	disabled
8	H	H	H	ENABLED	disabled	disabled	disabled
0	H	H	M	disabled	disabled	disabled	disabled
	M	X	X	(Reserved; do not configure)			
	All other Strap Configurations					(Reserved)	

Table 5.6 SMB ALT_ADDR, DEVID_SEL, PCIE_CFG, VGA_DEVICE


Strap Pins			Functions Selected by This Strapping			
STRAP5	STRAP4	STRAP3	SWB_ALT_ADDR	DEV0_SEL	PCIE_CFG	VGA_DEV0
L	L	L	0	0	0	0
L	L	H	0	0	0	1
L	H	L	0	0	1	0
L	H	H	0	0	1	1
H	L	L	0	1	0	0
H	L	H	0	1	0	1
H	H	L	0	1	1	0
H	H	H	0	1	1	1

SMB_ALT_ADDR	
Low	Single GPU
High	Dual GPU
DEVID_SEL	
Low	Original Device ID
High	Re-brand Device ID

RAM_CFG	STRAP2	STRAP1	STRAP0
0x09 (LML) M2G	 RV388 M_STRAP@	 RV390 M_STRAP@	 RV51 M_STRAP@
0x0A (LMH) H2G	 RV388 H_STRAP@	 RV390 H_STRAP@	 RV51 H_STRAP@
0x03 (LHH) S2G	 RV388 S_STRAP@		 RV51 S_STRAP@




Internal Thermal Sensor



VGA_DEVICE	
Low	3D Device
High	VGA Device

PCIE_CFG	
Low	Normal signal swing
High	Reduce the signal amplitude



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/08/31	Deciphered Date	2019/08/06	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR GRADUATE ACCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Document Number
				LA-K036P
			Date	Monday, March 04, 2022
			JSheet	30 of 101

Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/08/31	Deciphered Date	2019/08/06	Title Reserve	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-K036P	
				Date:	Monday, March 08, 2021
				Sheet	32 of 101
				Rev	0.1

Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/08/31	Deciphered Date	2019/08/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0.1
				Date:	Monday, March 08, 2021
				Sheet	33 of 101

Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/08/31	Deciphered Date	2019/08/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0.1
				Date:	Monday, March 08, 2021
				Sheet	34 of 101

Main Func = VRAM

Memory Partition A





Table 7-4. GDDR5 Mode H Mapping

GB2-64, GB2B-64, GB4B-128	Channel 0 0..31	GB2-64, GB2B-64, GB4B-128	Channel 1 32..63
CMD0	CS*	CMD16	CS*
CMD1	A3_BA3	CMD17	A3_BA3
CMD2	A2_BA0	CMD18	A2_BA0
CMD3	A4_BA2	CMD19	A4_BA2
CMD4	A5_BA1	CMD20	A5_BA1
CMD5	WE*	CMD21	WE*
CMD6	A7_A8	CMD22	A7_A8
CMD7	A6_A11	CMD23	A6_A11
CMD8	ABi*	CMD24	ABi*
CMD9	A12_RFU	CMD25	A12_RFU
CMD10	A0_A10	CMD26	A0_A10
CMD11	A1_A9	CMD27	A1_A9
CMD12	RAS*	CMD28	RAS*
CMD13	RST*	CMD29	RST*
CMD14	CKE*	CMD30	CKE*
CMD15	CAS*	CMD31	CAS*





GB2-64, GB2B-64, GB4B-128	Channel 0 & 1
CMD32	Not used
CMD33 ¹	Not used
CMD34	DEBUG ²
CMD35	DEBUG1 ²

Notes:

- Not available in GB2-64 and GB2B-64 packages.
- GPU debug pins not connected to UKAM, see section 7.1.13.



Near to UV6





Memory Partition B

Date:	Monday, March 08, 2021	Sheet	36	of	101
-------	------------------------	-------	----	----	-----

Main Func = GPU DC

- <30.92> VGA_CORE_EN
- <30.94> 1.0VS_DGPU_EN
- <27.94> +1.35VGS_PGOOD
- <10.30> DGPU_PWR_EN
- <27.30> DGPU_MAIN_EN
- <31.94> 1.35V_PWR_EN



Power-Up Sequence












Figure 8.4 Cold Reset Sequence Requirement for Optimus



Power-Down Sequence






Symbol	Description	Min	Max	Units
T0	GPU_EVENT# assertion period	0.001	N/A	ms
T1	1V8_MAIN_EN assertion to all power rails up and stable	0.04	4	ms



Symbol	Description	Min	Max	Units
T0	PEX_RST# assertion to GPU_PWR_EN=0	>0	5	ms
T1	All GPU power rail up and stable to PEX_RST# de-assertion	0.1	5	ms

2
Main Func = CAM&MIC, TS

[illegible]

For BL_PWR_SRC & LCDVDD monitor

The schematic diagram illustrates the BL_PWR_SRC & LCDVDD monitor circuit. It includes two comparators, QV18 and QV19, which monitor the BL_PWR_MONITOR_R and LCDVDD_MONITOR_R signals, respectively. The circuit also features an RF Request block and a PANEL_MONITOR output. Key components include resistors (R621, R622, R623, R628), capacitors (CV633, CV651, CV75, CV76, CV77), and various integrated circuits (S800000W600, MMDT3906, SC70-3). The circuit is powered by +19VB and +3VS.

Top Section (BL_PWR_MONITOR_R):

- Input: +DBAT_LCD, DV16 (2), 1
- Resistor: R621 (10K, 0201, 5%)
- Capacitor: CV633 (200pF, 0201, 250V/K)
- Output: BL_PWR_MONITOR_R
- Comparator: QV18 (S800000W600, MMDT3906, SC70-3)

Bottom Section (LCDVDD_MONITOR_R):


- Input: +LCDVDD_LCD, DV15 (2), 1
- Resistor: R622 (10K, 0201, 5%)
- Capacitor: CV651 (200pF, 0201, 16V/K)
- Output: LCDVDD_MONITOR_R
- Comparator: QV19 (S800000W600, MMDT3906, SC70-3)

RF Request Section:

- Input: LBIST@RF@ (CV75, CV76, CV77)
- Output: RF Request

PANEL_MONITOR Section:

- Input: +LCDVDD_LCD
- Resistor: R628 (10K, 0201, 5%)
- Output: PANEL_MONITOR







Security Classification	Compel Secret Data		Title	
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Compel Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF R&D WITHOUT THE WRITTEN AUTHORIZATION OF THE R&D DEPARTMENT. ANY DISCLOSURE OF THE INFORMATION CONTAINED HEREIN MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			ICD/Cam/MIC/T.Panel LA-K036P	
			Date:	Monday, March 03, 2021
			Sheet	38 of 101

Main Function:

Reserve

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	(RSVD)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-K036P	0.1
Date: Monday, March 08, 2021				Sheet	39	of 101

Main Func = HDMI



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI L.Shifter/Conn
				Size
				Document Number
				LA-K036P
				Rev
				0.1
				Date
				Monday, March 08, 2021
				Sheet
				40 of 101

Main Function:

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	(RSVD)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-K036P	0.1
Date: Monday, March 08, 2021				Sheet	41	of 101



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/12/24	Deciphered Date	2018/12/31	Title	TBT TYPE-C Port0 (1/2)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-K036P	0.1
				Date	Monday, March 08, 2021	Sheet 42 of 181

Main Func =


Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/12/24	Deciphered Date	2018/12/31	Title	TBT TYPE-C Port0 (2/2)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-K036P
				Date	Monday, March 08, 2021
				Sheet	43 of 181
				Rev	0.1

Reserve

Reserve

Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2018/12/24		Deciphered Date		2018/12/31		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						TBT TYPE-C Port1 (2/2)					
						Size		Document Number		Rev	
						LA-K036P		0.1			
						Date:		Monday, March 08, 2021		Sheet 45 of 101	



Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2018/12/24		Deciphered Date		2018/12/31		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						TBT TYPE-C Port2 (1/2)					
						Size		Document Number		Rev	
								LA-K036P		0.1	
						Date:		Monday, March 08, 2021			
						Sheet		46 of 101			



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/12/24	Deciphered Date	2018/12/31	Title	TBT TYPE-C Port2 (2/2)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-K036P
				Date	Monday, March 08, 2021
				Sheet	47 of 181
				Rev	0.1


Reserve




Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2018/12/24		Deciphered Date		2018/12/31		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Reserve for TBT TYPE-C Port3 (2/2)					
						Size		Document Number		Rev	
						LA-K036P		0.1			
Date:		Monday, March 08, 2021				Sheet		49 of 101			

MB_USB3.1 TypeC Conn. (Power Path)


POP
TYPEC@
UNPOP
CCG5C@/TBT@



POP
EMI@/TYPEC@/TYPEC@EMI@/TYPEC@ESD@
UNPOP
CCG5C@/EMI@/CCG5C@EMI@/ESD@/CCG5C@RF@




Main Func = WLAN E Key CONN



Security Classification			Compal Secret Data			Compal Electronics, Inc.		
Issued Date			2018/04/01		Deciphered Date	2019/04/01		Title
								NGFF WLAN CONN
								Size
								Document Number
								LA-K036P
								Rev
								0.1
								Date
								Monday, March 08, 2021
								Sheet
								52 of 101

Reserve

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	WIGIG / WIDI(RSVD)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-K036P	0.1
Date: Monday, March 08, 2021				Sheet 53 of 101		







Security Classification		Compal Secret Data		Title		
Issued Date		Deciphered Date		Rev		
2018/04/01		2019/04/01		Audio Codec ALC3204		
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NOTING THIS SHEET MARK THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev	
				Document Number		Rev
				LA-K036P		0.1
				DATE	Version	Sheet
				March 06, 2021	05	01

Main Function:

Reserve

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	(RSVD)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-K036P	0.1
				Date:	Monday, March 08, 2021	Sheet 57 of 101

Pin Name	Strap Name	Strap details and value	I/O Power rail
GP0170	JTAG_STRAP	1=Use the JTAG TAP Controller for Boundary Scan 0=The JTAG TAP Controller is used for debug (normal operation)	VT1R1
GP0104	VT2R_STRAP	Voltage Level strap is used to determine if the Shared Flash interface must be configured for 3.3V or 1.8V operation 1= 3.3V Operation 0= 1.8V Operation	VT1R1
GP0045	CR_STRAP	Crisis Recovery Strap 1=Normal Boot Source 0=Use the Private SPI pins to boot from Crisis Recovery flash over Keychain connector Note: This pin requires an external pull-up for normal operation.	VT1R1
GP0207	CMP_STRAP	CMP_STRAP is the Comparator 0 Strap pin. This strap must be enabled in IFSFUSE 0=Hardware Default (GPIO input) 1=Comparator 0 Enabled	VT1R1
GP0055,SHD_CS0	BSIS_STRAP	Boot Source Select Strap 1=Use the Shared SPI pins for Boot 0=Use the eSPI Flash Channel for Boot	VT2R2
GP0227,SHD_I02	PWRMG_STRAP	Primary Power rails good. 1 = Primary power rails are good 0 = Power rails are not available	VT2



tion	Compal Sec	
	2018/08/31	Deci

Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2018/08/31	Deciphered Date	2019/08/06	EC MEC1515		
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED OUT OF THE COMPETENT DIVISION OF AID DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	A4-K03X6P	
Date	Monday, March 26, 2021		Sheet	58 of 100		

Main Function:

Reserve


Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	(RSVD)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-K036P
				Date:	Monday, March 08, 2021
				Sheet	60 of 101

Main Function: SMB/I2C Block Diagrams


4.1 General Specifications

Parameter	Symbol	Unit	Value
Operating Voltage	V _{DD}	V	1.8
Operating Current	I _{DD}	mA	100
Operating Temperature	T _{OP}	°C	-40 ~ 85
Storage Temperature	T _{STG}	°C	-55 ~ 125
Humidity	—	%RH	5 ~ 95
Shock	—	m/s ²	1000
Vibration	—	m/s ²	10
ESD	—	kV	1000
Lead Solderability	—	°C	260
Lead Reflowability	—	°C	260
Lead Solderability	—	°C	260
Lead Reflowability	—	°C	260


I2C Address: 0x10
For Touch Screen




I2C Address: 0x2C
0b0101 100 + R/W






I2C Address: 0x9E
0b1001 100 + R/W











I2C Address: 0x9F
0b1001 101 + R/W



I2C Address: 0x9E
0b1001 100 + R/W



The slave address (SAD) associated to the LNG2DM is 010100xb. The SDA/SAO pad can be used to modify the least significant bit of the device address. If the SDA pad is connected to a voltage supply, LSB is '1' (address 0101001b) or, if the SAO pad is connected to ground, the LSB value is '0' (address 0101000b). This solution permits two different accelerometers to be connected and addressed to the same I²C line.



System Management Bus (SMBus) Specification Version 3.0

Appendix C: SMBus Device Address Assignments

Table 17 lists the pre-assigned and reserved SMBus device assignments.

Slave Address (hex)	R/W bit	Description	Specification
0000 000	0	Default Call Address	PC-Bus Specification And User Manual (P01)
0000 001	1	START type	PC-Bus Specification And User Manual (P01)
0000 001	X	CEBUS address	PC-Bus Specification And User Manual (P01)
0000 010	X	Address reserved for different bus	PC-Bus Specification And User Manual (P01)
0000 011	X	Reserved for future use	PC-Bus Specification And User Manual (P01)
0000 100	X	IRQ Mode Master Code	PC-Bus Specification And User Manual (P01)
0000 100	X	SMBus host	PC-Bus Specification And User Manual (P01)
0000 101	X	Smart Battery Charger	System Management Bus Specification V 1.1, December 1996
0000 102	X	Smart Battery System	System Management Bus Specification V 1.1, December 1996
0000 103	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 104	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 105	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 106	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 107	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 108	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 109	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 110	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 111	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 112	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 113	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 114	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 115	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 116	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 117	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 118	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 119	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 120	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 121	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 122	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 123	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 124	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 125	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 126	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 127	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 128	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 129	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 130	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 131	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 132	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 133	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 134	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 135	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 136	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 137	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 138	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 139	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 140	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 141	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 142	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 143	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 144	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 145	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 146	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 147	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 148	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 149	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 150	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 151	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 152	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 153	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 154	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 155	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 156	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 157	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 158	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 159	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 160	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 161	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 162	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 163	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 164	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 165	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 166	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 167	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 168	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 169	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 170	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 171	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 172	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 173	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 174	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 175	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 176	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 177	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 178	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 179	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 180	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 181	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 182	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 183	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 184	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 185	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 186	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 187	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 188	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 189	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 190	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 191	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 192	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 193	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 194	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 195	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 196	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 197	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 198	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996
0000 199	X	Smart Battery System Manager	System Management Bus Specification V 1.1, December 1996

The ISL9522 receives control inputs from the SMBus interface after Power-On Reset (POR). The serial interface complies with the System Management Bus Specification, which can be downloaded from www.ambus.org. The ISL9522 uses the SMBus Read Word and Write Word protocols shown in Figure 33 on page 22 to communicate with the host system and a smart battery. The ISL9522 is an SMBus slave device and does not initiate communication on the bus. It responds to the 7-bit address 0b00010011.


Read address = 0b00010011(0X13H)
Write address = 0b00010010(0X12H)

Main Function:


Reserve

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	(RSVD)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-K036P	0.1
Date: Monday, March 08, 2021				Sheet	62	of 101


3
Main Func = TPAD



Keyboard Backlight (N3 only)






CAP LED Control
LOW actived from KBC GPIO



Main Func = Battery LED

Low actived from KBC GPIO

BJT
R1: 47 K
R2: 10 K



Security Classification	Compel Secret Data		Title	
Issued Date	2018/04/01	Deciphered Date	2019/04/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS INFORMATION IS NOT TO BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT BY AN INSTRUCTION FROM COMPAL ELECTRONICS, INC. AND UNDER THE INFORMATION IS NOT TO BE REPRODUCED, COPIED, REPRODUCED, OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Compal Electronics, Inc. Keyboard/Touch Pad/Thermal/FAN LA-K036P	
Date:	Monday, March 08, 2021	Sheet	63	of 101

Main Function:

Reserve


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	(RSVD)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-K036P	0.1
				Date:	Monday, March 08, 2021	Sheet 64 of 101

Main Function:


Reserve

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	(RSVD)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-K036P	0.1
				Date:	Monday, March 08, 2021	Sheet 65 of 101


Main Func = FPR



Main Func = OTP




Main Func = Thermal




TEMPERATURE (°C)	T_CRIT#				
	2KQ	7.5KQ	10.5KQ	14KQ	18.7KQ
ALERT#	2KQ	77	87	97	107
	7.5KQ	79	89	99	109
	10.5KQ	81	91	101	111
	14KQ	83	93	103	113
	18.7KQ	85	95	105	115

Main Func = TPM




Main Func = RTC



Security Classification		Compal Secret Data		Title	
Issued Date	2018/04/01	Deciphered Date	2019/04/01	TPM/RTC/Screw hole	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-R036P	Rev 0.1
				Date	Monday, March 18, 2021
				Sheet	66 of 101

Main Func = HDD&FFS




CONN		FFC
GND	S1	1
A+	S2	2
A-	S3	3
GND	S4	4
B-	S5	5
B+	S6	6
GND	S7	7
DEVSLP	P3	8
5V	P7	10
5V	P8	11
5V	P9	12
GND	P10	
Device Activity	P11	9

Main Func = ODD

Cancel ODD

Main Func = SSD

M Key CONN



Main Func = eMMC


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	eMMC (RSVD)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-K036P	
				Rev	0.1
Date:		Monday, March 08, 2021		Sheet	69 of 101

Main Function:


Reserve

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	(RSVD)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-K036P	0.1
				Date:	Monday, March 08, 2021	Sheet 70 of 101


Main Func = USB3.0 Port1



Maximum Output Current 2A



Main Func = USB3.0 Port2





Main Function:

Reserve


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	(RSVD)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-K036P	0.1
Date: Monday, March 08, 2021				Sheet	72	of 101

Main Func = USB2.0 Port3 + Card Reader on IO/B



USB2.0/Card Reader connector

CardReader
USB2.0 Port



Main Function:

Reserve





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	DOCK(RSVD)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-K036P	0.1
Date: Monday, March 08, 2021				Sheet	74	of 101

Main Function:

Reserve


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	(RSVD)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-K036P	0.1
				Date:	Monday, March 08, 2021	Sheet 76 of 101

Low activated from KBC GPIO




PCB R3

Main Func = Debug connector




Power Monitor



2	4	6	8	10	12	14	16	18	20
P1+	P1-	P2+	P2-	CLK	GND	P7-	P7+	P8-	P8+
P4+	P4-	P3+	P3-	DATA	3.3V	P6-	P6+	P5-	P5+
1	3	5	7	9	11	13	15	17	19

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	Debug connector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS INFORMATION NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-K036P
				Date: Monday, March 08, 2021	Sheet 79 of 101




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	XDP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				A3	LA-K036P	0.1
Date:	Monday, March 08, 2021			Sheet	80	of 101

Reserve

DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/05/10	Deciphered Date	2024/05/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date: Monday, March 08, 2021	Rev 0.1
				LA-K036P	Sheet 81 of 101


Main Func = DCIN CONN



Battery Bot Side

PIN1 GND
PIN2 GND
PIN3 GND
PIN4 SYS_PRES
PIN5 BATT_PRES
PIN6 DAT_SMB
PIN7 CLK_SMB
PIN8 Batt+
PIN9 Batt+
PIN10 Batt+
SP021412220

ACES_50458-01001-P01_10P-T



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


Security Classification		Compal Secret Data		Title	
Issued Date	2018/04/01	Deciphered Date	2019/04/01	PWR DCIN CONN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-K036P
Date: Monday, March 08, 2021				Sheet	B2 of 101

Main Func = BATT CONN

Battery Bot Side

PIN1 GND
PIN2 GND
PIN3 GND
PIN4 SYS_PRE
PIN5 BATT_PR
PIN6 DAT_SMB
PIN7 CLK_SMB
PIN8 Batt+
PIN9 Batt+
PIN10 Batt+
SP021412220


ACES_50458-01001-P01_10P-T



DELL CONFIDENTIAL/PROPRIETARY

Security Classification	Compal Secret Data			Title	
Issued Date	2018/04/01	Deciphered Date	2019/04/01	PWR_BATT CONN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-K036P	0.1
Date: Monday, March 08, 2021				Sheet	83 of 101


Main Func = CHARGER



Lgate capacitance	Effective LDO output Capacitance (post-derating)
1nF	0.4uF
2nF	0.4uF
5nF	0.4uF
6.5nF	0.4uF
10nF	0.4uF
15nF	0.8uF
20nF	0.8uF
25nF	1uF
30nF	1uF


	CPN	Value	Effective capacitance	Renesas recommend
DCIN	SE000013880	4.7uF_0603_25V	0.4uF	0.4uF
VDD	SE000013780	2.2uF_0402_16V	0.55uF	0.4uF
VDDP	SE000013780	2.2uF_0402_16V	0.55uF	0.4uF
CBOOT	SE00000WA00	0.47uF_0402_25V	0.22uF	0.2uF

Main Func = 3.3VALWP/5VALWP




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2019/05/10	Deciphered Date	2024/05/10	Title	PWR 3.3VALWP/5VALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-K036P
				Date	Monday, March 08, 2021
				Sheet	85 of 101

Main Func = +1.2V_DDR/+0.6V_DDR_VTT/+2.5VP



Security Classification		Compal Secret Data		Compal Electronics, Inc. PWR +1.2V MEN/+0.6V /+2.5VP	
Issued Date	2019/05/10	Deciphered Date	2024/05/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0.1
				LA-K036P	
				Date:	Monday, March 06, 2021
				Sheet	86 of 101

Main Func = +1.8VALWP / +1.05VALWP




Security Classification		Compal Secret Data		Title	
Issued Date	2019/05/10	Deciphered Date	2024/05/10	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date	Monday, March 08, 2021
				Sheet	87 of 101

Compal Electronics, Inc.

PWR +1.8VALWP

LA-K036P

Rev 0.1





DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2014/11/05		Title	
		Deciphered Date		PWR_VCCIN	
		2014/12/15		Document Number	
				LA-K036P	
				Rev	
				0.1	
				Date	
				Monday, March 08, 2021	
				Sheet	
				88 of 101	


ICCMAX=47A
TDC=30A

ICCMAX=55A
TDC=36A




Frequency 750KHz





Main Func = VCCIN/ VCCIN_AUX



```
Primary side :
330U_R9      *2
22U_0603     *14
```



330U_R9 *1
22U_0603 *25



5/21
Validation result

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2019/05/10	Deciphered Date	2024/05/10	Title	PWR_VCCIN/ VCCIN_AUX	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-K036P	0.
Date: Monday, March 08, 2021				Sheet	90	of 101

Main Func = VCCIN_AUX

ICCMAX=27A
TDC=14A
DC LL=1.8m(mV/A)
AC LL=TBD

OCP is Lowside MOSFET Rdson sense

2/18 change OCP

PRG4
187K 0402 1%

CS_DIS RT6543

PVCC RT6543

VCC RT6543

PGOOD

EN RT6543

VID1

AUX_VID1

AUX_VID0

VID0

FSWSEL

FSWSEL RT6543

5V: 800KHz

Float: 600KHz

GND: 400KHz

High > 1V

Low < 0.4V

<16.58,87> 1.8V_PRIM_PG

<16.78> AUX_VID1

<16.78> AUX_VID0

<16.78> AUX_VID0

<16.78> AUX_VID0

<16.78> AUX_VID0

<16.78> AUX_VID0

<16.78> AUX_VID0

<16.78> AUX_VID0

<16.78> AUX_VID0

<16.78> AUX_VID0

<16.78> AUX_VID0

<16.78> AUX_VID0

<16.78> AUX_VID0

<16.78> AUX_VID0

<16.78> AUX_VID0

<16.78> AUX_VID0

<16.78> AUX_VID0

<16.78> AUX_VID0

<16.78> AUX_VID0

<16.78> AUX_VID0

<16.78> AUX_VID0


<16.78> AUX_VID0

VCCIN_AUX VID Follow Intel PDG Rev0.71

VID1	VID0	+VCCIN_AUX Voltage
0	0	0
0	1	1.1
1	0	1.65
1	1	1.8


Main Func = VGA CORE

Operation Phase Number PSI Voltage Setting
1phase with DEM 0V to 0.4V
1phase with CCM 0.7V to 0.88V
2phase with DEM 1.08V to 1.35V
2phase with CCM 1.6V to 5.5V



+GPU_CORE (N17S-G3)			
TDC=29.8A			
Peak Current 58.7A			
OCP= 70A			
DCR:0.98mohm +-5%			
		TYP	MAX
H/SRds(on):		8.2mohm	10.5mohm
L/SRds(on):		2.8mohm	3.5mohm

Main Func = +1.35VG PUP



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/05/10	Deciphered Date	2024/05/10	Title	PWR +1.35VGPUP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-K036P
				Date:	Monday, March 08, 2021
				Sheet	94 of 101

Reserve

DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/05/10	Deciphered Date	2024/05/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date: Monday, March 08, 2021	Rev 0.1
				LA-K036P	Sheet 95 of 101

Reserve

DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/05/10	Deciphered Date	2024/05/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date: Monday, March 08, 2021	Rev 0.1
				LA-K036P	Sheet 97 of 101

Reserve

DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/05/10	Deciphered Date	2024/05/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-K036P
				Date:	Monday, March 08, 2021
				Sheet	98 of 101
				Rev	0.1

Reserve

DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/05/10	Deciphered Date	2024/05/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date: Monday, March 08, 2021	Rev 0.1
				LA-K036P	Sheet 99 of 101

Version Change List (P. I. R. List)

Item	Page #	Date	Request Owner	Issue Description	Solution Description	Rev.
1.						
2.						
3.						
4.						
5.						
6.						
7.						
8.						
9.						
10.						

DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		Size	
2019/05/10		2024/05/10		Document Number	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	
				0.1	
Date: Monday, March 08, 2021				Sheet 100 of 101	

DVT1 EE change list

Design Change								
Item	Date	Page	Part reference	Change description	Reason	Schematic	Bom	Layout
Based on 05/15								
1	2018/5/17	8		Add RC207, CPU_SF1_0_CS#1	For 2nd ROM	Y	N	Y
2	2018/5/17	66		Del JP7, short +5VS and +5VS_ODD	Optimal B+ routing	Y	N	Y
3	2018/5/17	14		CC52,CC48,CC51,CS change to 0402	meet purchase requirement	Y	Y	Y
4	2018/5/17	29		CV73~CV78, CV100~CV109 change to 0402	meet purchase requirement	Y	Y	Y
5	2018/5/17	71		del CU3,CU8 CU4,CU9 1U change to 4.7U	meet purchase requirement	Y	Y	Y
6	2018/5/20			Del CS6,CU3,CU8; CU13,CU16,C8,C35,C39 change to 0201,CT1 change to 0603	MLCC downsize	Y	Y	Y
7	2018/5/25			Del C34,R68,R69,R70,R71; U2 change Footprint	For 17" Touch	Y	N	Y
8	2018/6/4	38		Connect UC1,CC30 to R72, Add RC208,RC209	For 17" Touch	Y	N	Y
9	2018/6/4			C27,CT14,CU10,CU11,CU5,CU6,CU17 change to 0603	MLCC downsize	Y	Y	Y
10	2018/6/4	31		CV161,CV162,CV163,CV164,CV165,CV166,CV167,CV168,CV169,CV170,CV182,CV183,CV184,CV185,CV186,CV187,CV188,CV189,CV190,CV191,CL16 change to 0201	MLCC downsize	Y	Y	Y
11	2018/6/13	56		CA16 change to 0402	MLCC downsize	Y	Y	Y
12	2018/7/4	65		add Rx10~14	co-lay ST TPM	Y	N	Y
13	2018/7/4			add CC75(pop),CZ41,CC76,CC77,CC78,CC79	For ESD requirement	Y	Y	Y
14	2018/7/6	65		add Rx15~RX19	co-lay China TPM	Y	N	Y

DVT2 EE change list

Design Change								
Item	Date	Page	Part reference	Change description	Reason	Schematic	Bom	Layout
Based on 07/16								
1	2018/8/14	66	RX20,RX21,RX22	reserve 0 ohm 0402	reserve for china TPM	Y	N	Y
2	2018/8/15	38	R96	reserve 0 ohm 0201	disconnect B+	Y	N	Y
3			EU1,EU3,EU8,EU9	SC300002C00=>SC300001Y00	ESD require	Y	Y	N
4		71	RE1	SD034178280=>SD034270280 17.8K change to 27K	EC board ID	Y	Y	N
5			CC54,CC57		fixed 1.05 OV/P(BITS382716)	Y	Y	N
6			UZ2	SA00007XR00=>SA00008R600(Vccio load switch)	fixed 1.05 OV/P(BITS382716)	Y	Y	N
7				Remove Typec configuration	Dell PCR	N	Y	N
8			CC64,CC52,CC59,CC17,CC15,CC18,CC19	0402 1u =>0201 1u	MLCC downsize	Y	Y	Y
9			R52	7.15K =>6.49K	Fixed OTP issue(BITS383003)	Y	Y	N